Memory efficient multi-rate regular LDPC decoder for CMMB

So Jin Lee, Joo Yul Park, Ki Seok Chung

Research output: Contribution to journalArticle

14 Scopus citations


In this paper, we propose a memory efficient multi-rate Low Density Parity Check (LDPC) decoder for China Mobile Multimedia Broadcasting (CMMB). We find the best trade-off between the performance and the circuit area by designing a partially parallel decoder which is capable of passing multiple messages in parallel. By designing an efficient address generation unit (AGU) with an index matrix, we could reduce both the amount of memory requirement and the complexity of computation. The proposed regular LDPC decoder was designed in Verilog HDL and was synthesized by Synopsys' Design Compiler using Chartered 0.18μm CMOS cell library. The synthesized design has the gate size of 455K (in NAND2). For the two code rates supported by CMMB, the rate-1/2 decoder has a throughput of 14.32 Mbps, and the rate-3/4 decoder has a throughput of 26.97 Mbps. Compared with a conventional LDPC for CMMB, our proposed design requires only 0.39% of the memory.1

Original languageEnglish
Article number5373744
Pages (from-to)1866-1874
Number of pages9
JournalIEEE Transactions on Consumer Electronics
Issue number4
Publication statusPublished - 2009 Nov 1



  • CMMB
  • Low Density Parity Check (LDPC) codes
  • Multi-rate support
  • Partially parallel decoder

Cite this