In this paper, we present several optimization techniques for power reduction utilizing circuit symmetries. There are four kinds of symmetries that we detect in a given circuit implementation. First, we propose an algorithm for detecting the four different types of symmetries in a given circuit implementation of a Boolean function. Several re-synthesis techniques utilizing such symmetries are proposed. These techniques enable us to optimize power consumption and delay with no (or very little) area overhead. We have carried out experiments on MCNC benchmark circuits to demonstrate the efficiency of the proposed techniques. The average power reduction is 14% with little or none area and/or delay overhead.
|Number of pages||6|
|Publication status||Published - 1998 Jan 1|
|Event||Proceedings of the 1998 International Symposium on Low Power Electronics and Design - Monterey, CA, USA|
Duration: 1998 Aug 10 → 1998 Aug 12
|Other||Proceedings of the 1998 International Symposium on Low Power Electronics and Design|
|City||Monterey, CA, USA|
|Period||98/08/10 → 98/08/12|