A 12-Gb/s continuous-time linear equalizer with offset canceller

Baekjin Lim, Changsik Yoo

Research output: Contribution to journalArticleResearchpeer-review

Abstract

A DC-offset of a continuous-time linear equalizer (CTLE) is cancelled by an analog offset canceller (OFC). The bandwidth (BW) of the OFC is designed to be 10-kHz not to affect the received signal integrity. The BW of the OFC set by an active-RC integrator is lowered by increasing the effective resistance through pulse width modulation (PWM). The input offset of the OFC itself is removed by employing chopping technique. The offset-cancelled CTLE is applied to a four-channel 12-Gb/s wireline receiver compliant with the high-definition multimedia interface (HDMI) version 2.1 standard. The 12-Gb/s wireline receiver has been implemented in a 28-nm CMOS process. The eye opening for the bit-error rate (BER) smaller than 10-12 becomes larger than 0.26 unit-interval (UI) with the OFC while the BER is always larger than 10-12 without the OFC.

Original languageEnglish
Pages (from-to)220-225
Number of pages6
JournalJournal of Semiconductor Technology and Science
Volume19
Issue number2
DOIs
StatePublished - 2019 Apr 1

Fingerprint

Equalizers
Bit error rate
Bandwidth
Pulse width modulation

Keywords

  • CMOS
  • Chopping
  • Continuous-time linear equalizer (CTLE)
  • Offset cancellation
  • Pulse width modulation (PWM)

Cite this

@article{ded5477a73d849c6b28a2d134453ef4b,
title = "A 12-Gb/s continuous-time linear equalizer with offset canceller",
abstract = "A DC-offset of a continuous-time linear equalizer (CTLE) is cancelled by an analog offset canceller (OFC). The bandwidth (BW) of the OFC is designed to be 10-kHz not to affect the received signal integrity. The BW of the OFC set by an active-RC integrator is lowered by increasing the effective resistance through pulse width modulation (PWM). The input offset of the OFC itself is removed by employing chopping technique. The offset-cancelled CTLE is applied to a four-channel 12-Gb/s wireline receiver compliant with the high-definition multimedia interface (HDMI) version 2.1 standard. The 12-Gb/s wireline receiver has been implemented in a 28-nm CMOS process. The eye opening for the bit-error rate (BER) smaller than 10-12 becomes larger than 0.26 unit-interval (UI) with the OFC while the BER is always larger than 10-12 without the OFC.",
keywords = "CMOS, Chopping, Continuous-time linear equalizer (CTLE), Offset cancellation, Pulse width modulation (PWM)",
author = "Baekjin Lim and Changsik Yoo",
year = "2019",
month = "4",
day = "1",
doi = "10.5573/JSTS.2019.19.2.220",
language = "English",
volume = "19",
pages = "220--225",
journal = "Journal of Semiconductor Technology and Science",
issn = "1598-1657",
number = "2",

}

A 12-Gb/s continuous-time linear equalizer with offset canceller. / Lim, Baekjin; Yoo, Changsik.

In: Journal of Semiconductor Technology and Science, Vol. 19, No. 2, 01.04.2019, p. 220-225.

Research output: Contribution to journalArticleResearchpeer-review

TY - JOUR

T1 - A 12-Gb/s continuous-time linear equalizer with offset canceller

AU - Lim, Baekjin

AU - Yoo, Changsik

PY - 2019/4/1

Y1 - 2019/4/1

N2 - A DC-offset of a continuous-time linear equalizer (CTLE) is cancelled by an analog offset canceller (OFC). The bandwidth (BW) of the OFC is designed to be 10-kHz not to affect the received signal integrity. The BW of the OFC set by an active-RC integrator is lowered by increasing the effective resistance through pulse width modulation (PWM). The input offset of the OFC itself is removed by employing chopping technique. The offset-cancelled CTLE is applied to a four-channel 12-Gb/s wireline receiver compliant with the high-definition multimedia interface (HDMI) version 2.1 standard. The 12-Gb/s wireline receiver has been implemented in a 28-nm CMOS process. The eye opening for the bit-error rate (BER) smaller than 10-12 becomes larger than 0.26 unit-interval (UI) with the OFC while the BER is always larger than 10-12 without the OFC.

AB - A DC-offset of a continuous-time linear equalizer (CTLE) is cancelled by an analog offset canceller (OFC). The bandwidth (BW) of the OFC is designed to be 10-kHz not to affect the received signal integrity. The BW of the OFC set by an active-RC integrator is lowered by increasing the effective resistance through pulse width modulation (PWM). The input offset of the OFC itself is removed by employing chopping technique. The offset-cancelled CTLE is applied to a four-channel 12-Gb/s wireline receiver compliant with the high-definition multimedia interface (HDMI) version 2.1 standard. The 12-Gb/s wireline receiver has been implemented in a 28-nm CMOS process. The eye opening for the bit-error rate (BER) smaller than 10-12 becomes larger than 0.26 unit-interval (UI) with the OFC while the BER is always larger than 10-12 without the OFC.

KW - CMOS

KW - Chopping

KW - Continuous-time linear equalizer (CTLE)

KW - Offset cancellation

KW - Pulse width modulation (PWM)

UR - http://www.scopus.com/inward/record.url?scp=85067999895&partnerID=8YFLogxK

U2 - 10.5573/JSTS.2019.19.2.220

DO - 10.5573/JSTS.2019.19.2.220

M3 - Article

VL - 19

SP - 220

EP - 225

JO - Journal of Semiconductor Technology and Science

JF - Journal of Semiconductor Technology and Science

SN - 1598-1657

IS - 2

ER -